Worst-Case Reaction Time Optimization on Deterministic Multi-Core Architectures with Synchronous Languages - Archive ouverte HAL Access content directly
Conference Papers Year :

Worst-Case Reaction Time Optimization on Deterministic Multi-Core Architectures with Synchronous Languages

(1) , (2, 3) , (1, 4)
1
2
3
4

Domains

Computer Science [cs] Embedded Systems Computer Science [cs] Hardware Architecture [cs.AR] Computer Science [cs] Computation and Language [cs.CL]
Fichier principal
Vignette du fichier
rtcsa19-final.pdf (2.08 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Alain Girault  : Connect in order to contact the contributor

https://hal.inria.fr/hal-02400009

Submitted on : Monday, December 9, 2019-12:35:21 PM

Last modification on : Saturday, July 23, 2022-3:52:58 AM

Long-term archiving on: Tuesday, March 10, 2020-5:39:05 PM

Download

Dates and versions

hal-02400009 , version 1 (09-12-2019)

Identifiers

Cite

Nicolas Hili, Alain Girault, Eric Jenn. Worst-Case Reaction Time Optimization on Deterministic Multi-Core Architectures with Synchronous Languages. 25th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'19), Aug 2019, Hangzhou, China. pp.10, ⟨10.1109/RTCSA.2019.8864570⟩. ⟨hal-02400009⟩

Export

BibTeX TEI Dublin Core DC Terms EndNote Datacite

Collections

UGA CNRS INRIA IRISA LIG INRIA2 LIG-MFML-SPADES UR1-MATH-STIC UR1-UFR-ISTIC IRT_SAINT-EXUPERY UR1-MATH-NUM LIG_SIDCH
64 View
282 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More