Skip to Main content Skip to Navigation

High Level Loop Transformations for Systematic Signal Processing Embedded Applications

Calin Glitia 1, 2 Pierre Boulet 1, 2 
2 DART - Contributions of the Data parallelism to real time
LIFL - Laboratoire d'Informatique Fondamentale de Lille, Inria Lille - Nord Europe
Abstract : Array-OL specification model is a mixed graphical-textual language designed especially to model multidimensional intensive signal processing applications. Data and Task parallelism are specified directly in the model. High level transformations are defined on this model, allowing the refactoring of an application and furthermore providing directions for optimization. The resemblances with the wide-known and used loop transformations lead us to try taking concepts and results from this domain and see how they fit in Array-OL context. We try to identify the links between these two domains and also future directions for Array-OL, optimization techniques especially.
Document type :
Complete list of metadata

Cited literature [15 references]  Display  Hide  Download
Contributor : Calin Glitia Connect in order to contact the contributor
Submitted on : Tuesday, March 11, 2008 - 1:33:13 PM
Last modification on : Wednesday, March 9, 2022 - 12:08:07 PM
Long-term archiving on: : Friday, November 25, 2016 - 10:59:03 PM


Files produced by the author(s)


  • HAL Id : inria-00262023, version 2



Calin Glitia, Pierre Boulet. High Level Loop Transformations for Systematic Signal Processing Embedded Applications. [Research Report] RR-6469, INRIA. 2008, pp.27. ⟨inria-00262023v2⟩



Record views


Files downloads