Clock Constraints in UML/MARTE CCSL

Charles André 1 Frédéric Mallet 1
1 AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints
CRISAM - Inria Sophia Antipolis - Méditerranée , Inria Paris-Rocquencourt, Laboratoire I3S - COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
Abstract : The UML Profile for Modeling and Analysis of Real-Time and Embedded (RTE) systems has recently been adopted by the OMG. Its Time Model extends the informal and simplistic Simple Time package proposed by UML2 and offers a broad range of capabilities required to model RTE systems including both discrete/dense and chronometric/logical time. MARTE OMG specification introduces a Time Structure inspired from Time models of the concurrency theory and proposes a new Clock Constraint Specification Language (CCSL) to specify, within the context of UML, usual logical and chronometric time constraints. This paper presents, for the first time, the formal semantics of some representative CCSL clock constraints concerning logical discrete-time. Considering the Time Structure as a concurrent system, we propose a dynamic interpretation to build acceptable solutions that fully respect the constraints. An unusual example about processing Easter days illustrates the use of CCSL and the construction of solutions.
Type de document :
[Research Report] RR-6540, INRIA. 2008
Liste complète des métadonnées
Contributeur : Frédéric Mallet <>
Soumis le : jeudi 22 mai 2008 - 17:29:27
Dernière modification le : lundi 5 novembre 2018 - 15:36:03
Document(s) archivé(s) le : mardi 21 septembre 2010 - 16:21:43


Fichiers produits par l'(les) auteur(s)


  • HAL Id : inria-00280941, version 2


Charles André, Frédéric Mallet. Clock Constraints in UML/MARTE CCSL. [Research Report] RR-6540, INRIA. 2008. 〈inria-00280941v2〉



Consultations de la notice


Téléchargements de fichiers