Skip to Main content Skip to Navigation

Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches

Damien Hardy 1 Thomas Piquet 1 Isabelle Puaut 1
1 ALF - Amdahl's Law is Forever
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Abstract : Multi-core chips have been increasingly adopted by the microprocessor industry. For real-time systems to exploit multi-core architectures, it is required to obtain both tight and safe estimates of worst-case execution times (WCETs). Estimating WCETs for multi-core platforms is very challenging because of the possible interferences between cores due to shared hardware resources such as shared caches, memory bus, etc. This paper proposes a compile-time approach to reduce shared instruction cache interferences between cores to tighten WCET estimations. Unlike [J. Yan and W. Zhang 08], which accounts for all possible conflicts caused by tasks running on the other cores when estimating the WCET of a task, our approach drastically reduces the amount of inter-core interferences. This is done by controlling the contents of the shared instruction cache(s), by caching only blocks statically known as reused. Experimental results demonstrate the practicality of our approach.
Complete list of metadata

Cited literature [29 references]  Display  Hide  Download
Contributor : Damien Hardy <>
Submitted on : Thursday, April 30, 2009 - 2:04:26 PM
Last modification on : Tuesday, November 17, 2020 - 12:38:04 PM
Long-term archiving on: : Thursday, June 10, 2010 - 10:27:54 PM


Files produced by the author(s)


  • HAL Id : inria-00380298, version 1


Damien Hardy, Thomas Piquet, Isabelle Puaut. Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches. [Research Report] RR-6907, INRIA. 2009. ⟨inria-00380298⟩



Record views


Files downloads