Modeling Multiprocessor Cache Protocol Impact on MPI Performance

Ghassan Chehaibar 1, * Meriem Zidouni 1 Radu Mateescu 2
* Auteur correspondant
1 Bull - Bull SAS
2 VASY - System validation - Research and applications
Inria Grenoble - Rhône-Alpes, LIG - Laboratoire d'Informatique de Grenoble
Abstract : This paper presents a modeling method particularly suited to analyze interactions between Message Passing Interface (MPI) library execution and distributed cache coherence protocol. The method is applied to the Ping-Pong benchmark. In addition to overall performance figures like message exchange latency, it also provides detailed analysis elements such as cache miss counts per variable. It is based on formal modeling where functional aspects and performance aspects are integrated by composition and can be refined independently. A key modeling point is that the cache coherence protocol implies that the duration of an access to a variable is not static but is state-dependent. Our Ping-Pong model allows comparison of different primitive implementations in the context of different cache coherence protocols. We applied this approach using Interactive Markov Chain (IMC) theory and its implementation in the CADP toolbox.
Type de document :
Communication dans un congrès
The 2009 IEEE International Workshop on Quantitative Evaluation of large-scale Systems and Technologies, May 2009, Bradford, United Kingdom. IEEE Computer Society Press, 2009, IEEE-QuEST'2009
Liste complète des métadonnées

Littérature citée [17 références]  Voir  Masquer  Télécharger
https://hal.inria.fr/inria-00381674
Contributeur : Radu Mateescu <>
Soumis le : mercredi 6 mai 2009 - 11:48:55
Dernière modification le : mercredi 11 avril 2018 - 01:53:09
Document(s) archivé(s) le : jeudi 10 juin 2010 - 22:50:07

Fichier

Chehaibar-Zidouni-Mateescu-09....
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00381674, version 1

Collections

INRIA | LIG_MFML_CONVECS | UGA | LIG_MFML | LIG | LIG_SRCPR | TDS-MACS | INRIA-RENGRE

Citation

Ghassan Chehaibar, Meriem Zidouni, Radu Mateescu. Modeling Multiprocessor Cache Protocol Impact on MPI Performance. The 2009 IEEE International Workshop on Quantitative Evaluation of large-scale Systems and Technologies, May 2009, Bradford, United Kingdom. IEEE Computer Society Press, 2009, IEEE-QuEST'2009. 〈inria-00381674〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de la notice

223

Téléchargements de fichiers

156

Contact


archive-ouverte@inria.fr