Choosing Representative Slices of Program Execution for Microarchitecture Simulations: A Preliminary Application to the Data Stream

Thierry Lafage 1 André Seznec 1
1 CAPS - Compilation, parallel architectures and system
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, Inria Rennes – Bretagne Atlantique
Abstract : Microarchitecture simulations are aimed at providing results representative of the behavior of a processor on an application. Due to CPU time constaints, only a few execution slices of a large application can be simulated. The aim of this paper is to propose a technique to choose a few program execution slices representative of the entire execution. Precise dynamic program behavior is gathered. This information is then used to select a few execution slices using a statistical classification method. In this paper, we present our approach and apply it to data cache simulation. On the SPEC95 programs, we show that slices representing 1.46% (average upon all the SPEC95 but one) of the overall program activity are as representative as sampling using a 10% sampling ratio.
Type de document :
Communication dans un congrès
Workshop on Workload Characterization, Sep 2000, Austin, Texas, United States. 2001
Liste complète des métadonnées

https://hal.inria.fr/inria-00476687
Contributeur : Thierry Lafage <>
Soumis le : mardi 27 avril 2010 - 09:04:32
Dernière modification le : jeudi 11 janvier 2018 - 06:20:08
Document(s) archivé(s) le : mardi 28 septembre 2010 - 13:11:38

Fichier

WWC2000.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00476687, version 1

Collections

Citation

Thierry Lafage, André Seznec. Choosing Representative Slices of Program Execution for Microarchitecture Simulations: A Preliminary Application to the Data Stream. Workshop on Workload Characterization, Sep 2000, Austin, Texas, United States. 2001. 〈inria-00476687〉

Partager

Métriques

Consultations de la notice

542

Téléchargements de fichiers

201