Modeling of Interconnection Networks in Massively Parallel Processor Architectures - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2007

Modeling of Interconnection Networks in Massively Parallel Processor Architectures

Domains

Hardware Architecture [cs.AR]

Sébastien Pillement  : Connect in order to contact the contributor

https://inria.hal.science/inria-00536724

Submitted on : Tuesday, November 16, 2010-6:14:55 PM

Last modification on : Thursday, October 12, 2023-11:48:05 AM

No file

Dates and versions

inria-00536724 , version 1 (16-11-2010)

Identifiers

  • HAL Id : inria-00536724 , version 1

Cite

Alexey Kupriyanov, Frank Hannig, Dmitrij Kissler, Jürgen Teich, Julien Lallet, et al.. Modeling of Interconnection Networks in Massively Parallel Processor Architectures. International Conference on Architecture of Computing Systems, 2007, Zurich, Switzerland. ⟨inria-00536724⟩

Export

BibTeX XML-TEI Dublin Core DC Terms EndNote DataCite

Collections

EC-PARIS UNIV-RENNES1 CNRS INRIA INSA-RENNES IRISA INRIA2 UR1-MATH-STIC UR1-UFR-ISTIC UNIV-RENNES INSA-GROUPE UR1-MATH-NUM
111 View
0 Download

Share

Gmail Facebook X LinkedIn More