Skip to Main content Skip to Navigation

Contributions to the safe and efficient parallelisation of hard real-time systems

Abstract : The implementation of hard real-time systems involves a lot of steps that are traditionally manual. The growing complexity of such systems and hardware platforms on which they are executed makes increasingly difficult to ensure the correctness of those steps, in particular for the timing properties of the system on multi-core platform. This leads to the need for automation of the whole implementation process. In this thesis, we provide a method for automatic parallel implementation of real-time systems. The method bridge the gap between real-time systems implementation and compilation by integrating parallelization, scheduling, memory allocation, and code generation around a precise timing model and analysis that rely on strong hypothesis on the execution platform and the form of the generated code. The thesis also provides an implementation model for dataflow multithreaded software. Using the same formal ground as the first contribution, the dataflow synchronous formalisms, the model represents multithreaded implementations in a Lustre-like language extended with mapping annotations. This model allows formal reasoning on the correctness of all the mapping decisions used to build the implementation. We propose an approach toward the proof of correctness of the functionality of the implementation with respect to the functional specifications.
Document type :
Complete list of metadata

Cited literature [107 references]  Display  Hide  Download
Contributor : ABES STAR :  Contact
Submitted on : Monday, August 31, 2020 - 3:34:01 PM
Last modification on : Wednesday, June 8, 2022 - 12:50:07 PM


Files produced by the author(s)


  • HAL Id : tel-02456172, version 2


Keryan Didier. Contributions to the safe and efficient parallelisation of hard real-time systems. Embedded Systems. Sorbonne Université, 2019. English. ⟨NNT : 2019SORUS485⟩. ⟨tel-02456172v2⟩



Record views


Files downloads