Automated Functional Verification of Application Specific Instruction-set Processors

Abstract : Nowadays highly competitive market of consumer electronics is very sensitive to the time it takes to introduce a new product. However, the ever-growing complexity of application specific instruction-set processors (ASIPs) which are inseparable parts of nowadays complex embedded systems makes this task even more challenging. In ASIPs, it is necessary to test and verify significantly bigger portion of logic, tricky timing behaviour or specific corner cases in a defined time schedule. As a consequence, the gap between the proposed verification plan and the quality of verification tasks is widening due to this time restriction. One way how to solve this issue is using faster, efficient and cost-effective methods of verification. The aim of this paper is to introduce an automated generation of SystemVerilog verification environments (testbenches) for verification of ASIPs. Results show that our approach reduces the time and effort needed for implementation of testbenches significantly and is robust enough to detect also well-hidden bugs.
Document type :
Conference papers
Complete list of metadatas

Cited literature [5 references]  Display  Hide  Download

https://hal.inria.fr/hal-01466668
Contributor : Hal Ifip <>
Submitted on : Monday, February 13, 2017 - 4:38:25 PM
Last modification on : Thursday, February 7, 2019 - 2:33:24 PM
Long-term archiving on : Sunday, May 14, 2017 - 3:05:55 PM

File

978-3-642-38853-8_12_Chapter.p...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Marcela Šimková, Zdeněk Přikryl, Zdeněk Kotásek, Tomáš Hruška. Automated Functional Verification of Application Specific Instruction-set Processors. 4th International Embedded Systems Symposium (IESS), Jun 2013, Paderborn, Germany. pp.128-138, ⟨10.1007/978-3-642-38853-8_12⟩. ⟨hal-01466668⟩

Share

Metrics

Record views

70

Files downloads

173