Configurable Low-Latency Interconnect for Multi-core Clusters

Abstract : Shared L1 memories are of interest for tightly-coupled processor clusters in programmable accelerators as they provide a convenient shared memory abstraction while avoiding cache coherence overheads. The performance of a shared-L1 memory critically depends on the architecture of the low-latency interconnect between processors and memory banks, which needs to provide ultra-fast access to the largest possible L1 working set. The advent of 3D technology provides new opportunities to improve the interconnect delay and the form factor. In this chapter we propose a network architecture, 3D-LIN, based on 3D integration technology. The network can be configured based on user specifications and technology constraints to provide fast access to L1 memories on multiple stacked dies. The extracted results from the physical synthesis of 3D-LIN permit to explore trade-offs between memory size and network latency from a planar design to multiple memory layers stacked on top of logic, evaluating the improvement in both form factor and latency.
Document type :
Conference papers
Complete list of metadatas

Cited literature [23 references]  Display  Hide  Download

https://hal.inria.fr/hal-01456965
Contributor : Hal Ifip <>
Submitted on : Monday, February 6, 2017 - 10:33:44 AM
Last modification on : Thursday, February 7, 2019 - 3:56:29 PM
Long-term archiving on : Sunday, May 7, 2017 - 12:42:17 PM

File

978-3-642-45073-0_6_Chapter.pd...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Giulia Beanato, Igor Loi, Giovanni Micheli, Yusuf Leblebici, Luca Benini. Configurable Low-Latency Interconnect for Multi-core Clusters. 20th International Conference on Very Large Scale Integration (VLSI-SoC), Aug 2012, Santa Cruz, CA, United States. pp.107-124, ⟨10.1007/978-3-642-45073-0_6⟩. ⟨hal-01456965⟩

Share

Metrics

Record views

162

Files downloads

250