Fault-Tolerant Techniques to Manage Yield and Power Constraints in Network-on-Chip Interconnections

Abstract : The use of fault-tolerant mechanism is essential to ensure the correct functionality of integrated circuits after manufacturing due to the massive number of faults that may occur during the process. In this work, we propose a set of fault-tolerant techniques to cope with faulty wires in Network-on-Chip (NoC). The most appropriate technique is chosen by taking into account the number of faulty wires and their location in the NoC. The goal is to combine different techniques to reduce overheads in area, delay and power. The use of testing and diagnosis can minimize costs associated with embedded fault-tolerant mechanisms once the architecture adapts itself to work in different faulty scenarios. The proposed fault-tolerant strategy uses a lightweight adaptive routing combined with data splitting, which is able to send the data in one clock cycle. The power penalty has a low correlation with the number of faulty interconnections. Results for MPEG4 and VOPD applications running on the NoC with different faulty case-study scenarios show that the proposed techniques can tolerate many faulty interconnections with a low area, performance and power overheads.
Document type :
Conference papers
Complete list of metadatas

Cited literature [24 references]  Display  Hide  Download

https://hal.inria.fr/hal-01456967
Contributor : Hal Ifip <>
Submitted on : Monday, February 6, 2017 - 10:33:52 AM
Last modification on : Friday, December 1, 2017 - 1:15:59 AM
Long-term archiving on : Sunday, May 7, 2017 - 12:41:39 PM

File

978-3-642-45073-0_8_Chapter.pd...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Anelise Kologeski, Caroline Concatto, Fernanda Kastensmidt, Luigi Carro. Fault-Tolerant Techniques to Manage Yield and Power Constraints in Network-on-Chip Interconnections. 20th International Conference on Very Large Scale Integration (VLSI-SoC), Aug 2012, Santa Cruz, CA, United States. pp.144-161, ⟨10.1007/978-3-642-45073-0_8⟩. ⟨hal-01456967⟩

Share

Metrics

Record views

153

Files downloads

183