Skip to Main content Skip to Navigation
Conference papers

Statistical Evaluation of Digital Techniques for Σ Δ ADC BIST

Abstract : Digital techniques for an embedded dynamic test of Σ Δ ADCs have been recently presented in the literature. These techniques are based on the use of Σ Δ streams for the stimulation of the ADC. Binary and ternary test stimuli have been proposed. In this chapter, we aim at the validation of these embedded test techniques, comparing the results obtained with the different types of digital stimuli with a standard high-resolution analog sinusoidal stimulus. This validation is done in terms of the expected yield loss and test escapes of the proposed embedded techniques. However, performing this validation at the design stage demands extensive computational resources, which may render electrical simulations infeasible. Thus, we propose an advanced simulation framework for this validation. The proposed simulation strategy relies on a combination of transistor-level simulations, behavioral simulations, and statistical tools.
Complete list of metadatas

Cited literature [16 references]  Display  Hide  Download

https://hal.inria.fr/hal-01383733
Contributor : Hal Ifip <>
Submitted on : Wednesday, October 19, 2016 - 10:47:11 AM
Last modification on : Thursday, March 26, 2020 - 9:30:07 AM

File

371768_1_En_8_Chapter.pdf
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Matthieu Dubois, Haralampos-G. Stratigopoulos, Salvador Mir, Manuel Barragan. Statistical Evaluation of Digital Techniques for Σ Δ ADC BIST. 22th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC 2014), Oct 2014, Playa del Carmen, Mexico. pp.129-148, ⟨10.1007/978-3-319-25279-7_8⟩. ⟨hal-01383733⟩

Share

Metrics

Record views

306

Files downloads

408