Hardware topology management in MPI applications through hierarchical communicators

Brice Goglin 1 Emmanuel Jeannot 1 Farouk Mansouri 1 Guillaume Mercier 1
1 TADAAM - Topology-Aware System-Scale Data Management for High-Performance Computing
LaBRI - Laboratoire Bordelais de Recherche en Informatique, Inria Bordeaux - Sud-Ouest
Abstract : The MPI standard is a major contribution in the landscape of parallel programming. Since its inception in the mid 90s it has ensured portability and performance for parallel applications on a wide spectrum of machines and architectures. With the advent of multicore machines, understanding and taking into account the underlying physical topology and memory hierarchy have become of paramount importance. On the other hand, providing abstract mechanisms to manipulate the hardware topology is also fundamental. The MPI standard in its current state, however, and despite recent evolutions is still unable to offer mechanisms to achieve this. In this paper, we detail several additions to the standard for building new MPI communicators corresponding to hardware hierarchy levels. It provides the user with tools to address hardware topology and locality issues while improving application performance.
Complete list of metadatas

Cited literature [24 references]  Display  Hide  Download

https://hal.inria.fr/hal-01937123
Contributor : Brice Goglin <>
Submitted on : Wednesday, November 28, 2018 - 10:00:26 PM
Last modification on : Tuesday, August 13, 2019 - 3:20:09 PM

File

HAL.pdf
Files produced by the author(s)

Identifiers

Citation

Brice Goglin, Emmanuel Jeannot, Farouk Mansouri, Guillaume Mercier. Hardware topology management in MPI applications through hierarchical communicators. Parallel Computing, Elsevier, 2018, 76, pp.70 - 90. ⟨10.1016/j.parco.2018.05.006⟩. ⟨hal-01937123v2⟩

Share

Metrics

Record views

87

Files downloads

443